3 3
Home   |   Search Options   |   Contact Us 

1213 Elko Drive 
Sunnyvale, CA 94089 
408-331-8800  
  
GSI Technology SRAM Product Families
Low Latency DRAMs
quad
ddr
sync
 
 
 
 
GS881(E)18/32/36C


Part No.
Org.
Operating
Mode
VDD and
I/O
Voltage
FT Access
Time
(ns)
PL
Frequency

(MHz)
Pkg.
Status

Datasheet

Models*
Verilog
BSDL
VHDL
IBIS
256K x 36
PL/FT
2.5/3.3 V
4.5, 5, 5.5,
6.5, 7.5
333, 300, 250,
200, 150
D/
GT/GD
Prod

(D)

(D)

(D)


(T)

(T)

(T)
256K x 32
PL/FT
2.5/3.3 V
4.5, 5, 5.5,
6.5, 7.5
333, 300, 250,
200, 150
D/
GT/GD
Prod

(D)

(D)

(D)


(T)

(T)

(T)
512K x 18
PL/FT
2.5/3.3 V
4.5, 5, 5.5,
6.5, 7.5
333, 300, 250,
200, 150
D/
GT/GD
Prod

(D)

(D)

(D)


(T)

(T)

(T)
256K x 36
PL/FT
2.5/3.3 V
4.5, 5, 5.5,
6.5, 7.5
333, 300, 250,
200, 150
D/
GT/GD
Prod

(D)

(D)

(D)


(T)

(T)

(T)
256K x 32
PL/FT
2.5/3.3 V
4.5, 5, 5.5,
6.5, 7.5
333, 300, 250,
200, 150
D/
GT/GD
Prod

(D)
n/a

(D)


(T)

(T)

(T)
512K x 18
PL/FT
2.5/3.3 V
4.5, 5, 5.5,
6.5, 7.5
333, 300, 250,
200, 150
D/
GT/GD
Prod

(D)

(D)

(D)


(T)

(T)

(T)

*Notes:
Spice models may be requested from our Applications Engineering Department here.
Denali models can be found here.
Synopsys models can be found here.


Features
. FT pin for user-configurable flow through or pipeline operation
. Single Cycle Deselect operation (GS88118/32/36C)
. Dual Cycle Deselect operation (GS881E18/32/36C)
. ZQ mode pin for user-selectable high/low output drive
. 2.5 V or 3.3 V +10%/-10% core power supply
. 2.5 V or 3.3 V I/O supply
. LBO pin for Linear or Interleaved Burst mode
. Internal input resistors on mode pins allow floating mode pins
. Byte Write (BW) and/or Global Write (GW) operation
. Internal self-timed write cycle
. Automatic power-down for portable applications
. JEDEC-standard package; available in RoHS-compliant package

 

 

 

 

 
 
 
 
©2009 GSI Technology
All Rights Reserved.